Optimization of a Compact I-V Model for Graphene FETs: Extending Parameter Scalability for Circuit Design Exploration

To deliver the best experiences, we use technologies such as cookies to store and/or access device information. Consent to these technologies will allow us to process data such as browsing behavior or unique IDs on this site. Not consenting or withdrawing consent may negatively impact certain features and functionality.